Employing a native fully buffered dual in-line memory module protocol to write parallel protocol memory module channels

ABSTRACT

A translator of an apparatus in an example employs a native fully buffered dual in-line memory module protocol (native FB-DIMM protocol) to write to a plurality of parallel protocol memory module channels that comprises a plurality of double data rate registered and/or unbuffered dual in-line memory modules (DDR registered and/or unbuffered DIMMs).

BACKGROUND

DIMM (dual in-line memory module) technology has random access memory (RAM) integrated circuits (ICs) mounted on a printed circuit board (PCB). Various types of DIMMs exist. DDR SDRAM (Double Data Rate Synchronous Dynamic Random Access Memory) DIMM technology has a parallel external interface. Fully buffered DIMM or FB-DIMM technology has a serial external interface.

FB-DIMM technology employs an Advanced Memory Buffer (AMB) having a serial connection to a memory controller, and a parallel connection to dynamic random access memory (DRAM). The AMB on each FB-DIMM translates the communication in serial point-to-point link protocol received from the memory host controller to DDR2 or DDR3 SDRAM parallel protocol transmitted to the DRAMs as read, write, refresh, etc. operations within the DIMM.

FB-DIMM architecture uses a southbound (SB) high speed link to send command and write data information from the memory host controller to the AMB on each FB-DIMM and a northbound (NB) high speed link to transfer read data from the AMBs on the FB-DIMMs to the memory host controller. The AMBs transfer read/write command and data to the DRAMs on each FB-DIMM. The high speed serial link interface between the memory host controller and the FB-DIMMs employs frames having cyclic redundancy check (CRC) with the data to transfer the data. The interface between each AMB and the DRAMs uses the DDR2 or DDR3 SDRAM parallel protocol to transfer data, address, and control.

DESCRIPTION OF THE DRAWINGS

Features of exemplary implementations of the invention will become apparent from the description, the claims, and the accompanying drawings in which:

FIG. 1 is a representation of an implementation of an apparatus that comprises one or more riser boards and/or cards, a system board and/or printed circuit board (PCB), one or more serial protocol busses, one or more parallel protocol memory modules, and one or more parallel protocol busses.

FIG. 2 is an enlarged, side representation of a riser card of an implementation of the apparatus of FIG. 1.

FIG. 3 is a perspective, cutaway, partial, exploded representation of a plurality of riser cards, a plurality of parallel protocol memory modules, and the PCB of an implementation of the apparatus of FIG. 1, and illustrates an exemplary vertical and/or orthogonal arrangement of the parallel protocol memory modules.

FIG. 4 is a top, partial representation of two riser cards and two parallel protocol memory modules of the implementation of the apparatus of FIG. 3.

FIG. 5 is another implementation of the apparatus of FIG. 1 that comprises the PCB, one or more serial protocol busses, one or more parallel protocol memory modules, and one or more parallel protocol busses.

FIG. 6 is a representation of a translator and four parallel protocol memory modules of an implementation of the apparatus of FIG. 1, and illustrates one exemplary channel interface of the translator.

FIG. 7 is a representation of a translator and four parallel protocol memory modules of an implementation of the apparatus of FIG. 1, and illustrates two exemplary channel interfaces of the translator.

FIG. 8 is a representation of a translator and eight parallel protocol memory modules of an implementation of the apparatus of FIG. 1, and illustrates two exemplary channel interfaces of the translator.

FIG. 9 is a representation of a host controller, a serial protocol bus, and a translator of an implementation of the apparatus of FIG. 1, and illustrates the translator with exemplary write-select logic and write-registers.

FIG. 10 is a representation of an exemplary write command and data sequence carried over a southbound path of the serial protocol bus from the host controller to the translator and carried over parallel protocol channels from the translator to parallel memory devices of the parallel protocol memory modules of an implementation of the apparatus FIG. 9.

FIG. 11 is similar to FIG. 10 and illustrates an implementation that promotes back-to-back data transfers over the parallel protocol channels.

FIG. 12 is a representation of an exemplary logic flow for writing to parallel protocol memory modules of the apparatus of FIG. 1.

DETAILED DESCRIPTION

Referring to the BACKGROUND section above, the current FB-DIMM protocol allows for only one DDR bus for each AMB. So, with a single FB-DIMM per channel, even though the southbound (SB) and northbound (NB) FB-DIMM protocol busses can operate independently, the bus bandwidth (BW) is limited by the DDR side where only one transaction at a time can be carried on the bidirectional data bus between the AMB and the DRAM devices.

The current FB-DIMM protocol allows for the write data to be sent to the AMB and stored in write FIFO registers ahead of the actual write command associated with that data. Each AMB on the channel stores write-data in the write FIFO of the AMB until the AMB determines whether that write-data belongs to that AMB or another AMB on the channel. The AMB makes this determination by using the write select (WS) bits sent as part of the southbound (SB) frames. If the write-data is meant for a particular AMB on the channel, the particular AMB will continue to hold the write-date in the write FIFO of the AMB until the write command arrives and the AMB sends the data on the parallel DDR bus to DRAMs. If the AMB determines that the write-data belongs to a different AMB, then the AMB purges the write-data from the FIFO of that unintended AMB. Since the AMBs have only one DDR channel output, even though they store data in their FIFOs, the latency on the DDR side is determined by the DDR write timing protocol and by the fact that the DDR bus can carry only data associated with one write command at a time.

An exemplary FB-DIMM protocol to DDR translator, in an exemplary comparison with a single AMB per bus solution, changes the number of DDR busses from one to two. So, one can schedule simultaneous write transactions on the DDR busses in an example if the write data is sent to the FB-DIMM protocol to DDR translator ahead of time and stored in write FIFO registers. An exemplary implementation employs the FB-DIMM command protocol to control the FB-DIMM protocol to DDR translator and improve, enhance, and/or increase performance on writes.

An exemplary implementation improves, increases, and/or enhances write performance for the FB-DIMM protocol to DDR translator by allowing for simultaneous write operations on the DDR side while using the FB-DIMM protocol. An exemplary implementation improves, increases, and/or enhances the write (WR) bandwidth (BW) of the FB-DIMM protocol to DDR translator in an exemplary comparison with a single AMB per channel when using the FB-DIMM command protocol.

If one does not want to modify the memory host controller interface but wants to reduce the number of AMBs in the system in an example one may install an exemplary translator on the PCB or a riser card. An exemplary translator serves to communicate with the memory host controller on the SB and NB high speed serial interface and drive up to sixteen (16) ranks through a DDR-DIMM interface. An exemplary rank comprises all the DRAM devices that can be selected by a select signal. An exemplary select signal comprises a chip select signal. The DDR-DIMM interface of the translator in an example may be connected to industry standard registered and/or unbuffered DDR-DIMMs that do not employ AMBs. The DDR-DIMM interface of the translator in an example may support one or two DDR channels. An exemplary channel comprises all the DDR-DIMMs that are connected to a DDR data bus.

Current FB-DIMM technology employs an expensive and power-hungry AMB device on each FB-DIMM installed in the system. The current FB-DIMM protocol allows for a maximum per FB-DIMM channel of eight (8) DDR DIMMs that each comprises two (2) ranks of DRAM devices. Under the current FB-DIMM protocol, each FB-DIMM comprises an AMB that can select a maximum of two (2) ranks of DRAM devices. The AMB increases the cost of the FB-DIMM. The AMB consumes a relatively large amount of power, making the power and cooling of the system more expensive and/or difficult in using the FB-DIMM technology.

An exemplary employment of the FB-DIMM protocol to DDR translator serves to address the maximum number of ranks allowed by the FB-DIMM protocol, for example, with just one FB-DIMM protocol to DDR translator serving to drive the eight (8) DDR DIMMs, reducing the system cost, and/or simplifying, enhancing, and/or reducing requirements for power and/or cooling.

An exemplary implementation omits the AMBs and instead employs a single FB-DIMM protocol to DDR translator to select up to, for example, sixteen (16) ranks. The translator in an example is installed on the PCB or a riser card. An exemplary implementation accommodates and/or employs a standard FB-DIMM high-speed interface while increasing bandwidth and capacity of a memory subsystem.

An exemplary implementation serves to select DDR-DIMMs for one or more DDR channels. The FB-DIMM protocol provides for three (3) FB-DIMM select bits (binary digits) DS0 to DS2 and a rank select bit RS. An existing memory host controller drives these bits to select one of the eight (8) two (2) rank FB-DIMMs that may be installed in an FB-DIMM channel. Instead of the previous employment of the bits to select FB-DIMMs, an exemplary translator may employ the bits to select ranks on registered and/or unbuffered DDR-DIMMs that do not employ AMBs.

FB-DIMMs are based on serial data transfer technology while DDR3 SDRAM DIMMs are based on parallel data transfer technology. An exemplary implementation allows both different memory technologies to be used in a same package. Full memory speed for both FB-DIMMs and DDR3 SDRAM DIMMs in an example is achievable.

An exemplary translator comprises a translator riser card or board. The riser card or board in an example comprises a circuit card or board that connects directly to the PCB and allows addition of cards to the PCB by connection through the riser card. Another exemplary implementation omits the riser card and locates the translator in the PCB.

In an exemplary implementation, a total number of DDR DIMM connectors on the riser card outside the PCB can be the same as a total number of FB-DIMM connectors on the PCB. An exemplary approach allows a user to choose between serial and parallel memory technologies without loss in a total quantity of DDR DIMM modules and FBDIMM modules allowable in the system regardless of the memory technology the user and/or customer chooses to use.

An exemplary approach allows employment of an existing standard such as FB-DIMM protocol and an existing memory controller design. An exemplary translator allows employment of parallel protocol DIMMs instead of the expensive, power hungry serial protocol FB-DIMMs. An exemplary implementation architects a select operation of the translator, for example, an IC and/or chip select operation.

Turning to FIGS. 1-4, an implementation of an apparatus 100 in an example comprises one or more riser boards and/or cards 102, a system board and/or printed circuit board (PCB) 104, one or more serial protocol busses 106, one or more parallel protocol memory modules 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8), and one or more parallel protocol busses 116, 118. The serial protocol bus 106 in an example comprises a high speed serial bus. Exemplary implementations of the serial protocol bus 106 comprise industry standard high speed serial busses such as FBD (fully buffered DIMM; FB-DIMM), PCI-express (PCIe), and HTx (hyper-transport) busses. One or more exemplary implementations employ plural rank parallel memory modules, such as two-rank and/or four-rank parallel memory modules, as one or more of the parallel protocol memory modules 112, 114, 602, 604, 802, 804, 806, 808. An exemplary rank comprises all the parallel memory devices 122 that can be selected by an individual select signal.

An exemplary implementation employs an exemplary logical association and/or assignment in connection with the parallel protocol memory modules such as parallel protocol memory module 112 corresponds to logic value zero (0), parallel protocol memory module 114 corresponds to logic value one (1), parallel protocol memory module 602 (FIG. 6) corresponds to logic value two (2), parallel protocol memory module 604 (FIG. 6) corresponds to logic value three (3), parallel protocol memory module 802 (FIG. 8) corresponds to logic value four (4), parallel protocol memory module 804 (FIG. 8) corresponds to logic value five (5), parallel protocol memory module 806 (FIG. 8) corresponds to logic value six (6), and parallel protocol memory module 808 (FIG. 8) corresponds to logic value seven (7).

Turning to FIG. 5, another implementation of the apparatus 100 in an example comprises the PCB 104, one or more serial protocol busses 106, one or more parallel protocol memory modules 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8), and one or more parallel protocol busses 116, 118.

Referring to FIG. 1, the riser card 102 in an example comprises a serial protocol interface 108, a translator 110, and one or more parallel protocol connectors and/or interfaces 132, 134 (FIGS. 1 and 4). As discussed herein with reference to FIG. 2, the riser card 102 in an example optionally comprises a connector 202 and/or one or more voltage regulator modules 204. The translator 110 in an example comprises an exemplary implementation of an algorithm, procedure, program, process, mechanism, engine, model, coordinator, module, application, code, and/or logic. The translator 110 in an example comprises a parallel protocol interface 616 (FIG. 6). An exemplary parallel protocol interface 616 comprises one or more channel interfaces 618 (FIG. 6), 704 (FIG. 7).

The parallel protocol memory modules 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8) in an example comprise respective parallel protocol connectors and/or interfaces 136, 138 (FIGS. 1 and 4) and a plurality of parallel memory devices 122. For example, the parallel protocol memory module 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8) comprises eight, nine, eighteen parallel, and/or any selected and/or desired number of memory devices 122. Exemplary numbers of instances of the parallel protocol memory modules 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8) on an exemplary riser card 102 comprise any, selected and/or desirable number, for example, two, four, eight, or sixteen parallel protocol memory modules 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8). For explanatory purposes, FIGS. 1-5 illustrate an exemplary implementation that comprises two parallel protocol memory modules 112, 114 on each riser card 102. As will be appreciated by those skilled in the art, an exemplary riser card 102 comprises more than two parallel protocol memory modules 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8). Exemplary parallel protocol memory modules 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8) comprise registered and/or unbuffered DIMMs, for example DDR3 DIMMs. An exemplary parallel memory device 122 comprises a dynamic random access memory (DRAM). The riser card 102 and the parallel protocol memory modules 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8) in an example serve to take a place of, substitute for, and/or provide an upgrade from a serial protocol memory module 128 such as a fully buffered dual in-line memory module (FB-DIMM, FBDIMM, and/or FBD). The serial protocol memory module 128 in an example comprises an interface 130, for example, that comprises an Advanced Memory Buffer (AMB).

Referring to FIG. 5, the translator 110, the parallel protocol memory modules 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8), and the one or more parallel protocol busses 116, 118 in an example serve to take a place of and/or substitute for the serial protocol memory module 128.

Referring to FIG. 1, the PCB 104 in an example comprises a serial protocol interface 124 and a memory controller and/or host controller 126. The serial protocol interfaces 108, 124, 130 in an example comprise FB-DIMM memory module connectors (FB-DIMM connectors). An exemplary FB-DIMM memory module connector as the serial protocol interface 108, 130 in an example comprises two hundred forty (240) pins and/or fingers that comply with standards of the JEDEC Solid State Technology Association (previously known as the Joint Electron Device Engineering Council; World Wide Web jedec.org).

The pins of an exemplary interface 108 are vertical and/or orthogonal. The pins of another exemplary interface 108 are angled and/or oblique. The serial protocol interface 108 in an example comprises gold pins that fit directly into an FB-DIMM memory module connector and/or FB-DIMM connector as the parallel protocol interface 124. An exemplary the FB-DIMM memory module connector as the serial protocol interface 124 comprises slots and/or holes that receive, engage, mesh, couple, connect, and/or mate with pins as an exemplary interface 108. The riser card 102 in an example fits directly into the FB-DIMM connector as the serial protocol interface 124. An edge of the riser card 102 in an example comprises gold fingers and/or pins that allow the riser card 102 to plug directly into the FB-DIMM memory module connector as the serial protocol interface 124. As discussed herein with reference to FIG. 2, the riser card 102 in an example comprises notches 206, 208 at both ends to allow the riser card 102 to be accommodated by end latches 308 (FIG. 3), for example, of a standard FB-DIMM memory module connector as an exemplary interface 124.

The bus 106 as an FB-DIMM bus in an example comprises a northbound (NB) path 140 and a southbound (SB) path 142. An exemplary northbound path 140 comprises fourteen (14) bit (binary digit) lanes carrying read data from memory such as the parallel protocol memory module 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8) to a processor such as the host controller 126. An exemplary southbound path 142 comprises ten (10) southbound (SB) bit lanes carrying commands and write data from the processor such as the host controller 126 to memory such as the parallel protocol memory module 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8).

An exemplary parallel protocol bus 116, 118 comprises a Double Data Rate (DDR) bus, for example, a DDR3 bus. The parallel protocol busses 116, 118 in an example comprise one or more data and/or strobe busses and one or more control and/or command busses, for example, data busses 606 (FIG. 6), 702 (FIG. 7) and control busses 608 (FIG. 6), 610 (FIG. 6), 612 (FIG. 6), 614 (FIG. 6), 706 (FIG. 7), 708 (FIG. 7), 710 (FIG. 7), 712 (FIG. 7), 810 (FIG. 8), 812 (FIG. 8), 814 (FIG. 8), 816 (FIG. 8), 818 (FIG. 8), 820 (FIG. 8), 822 (FIG. 8), 824 (FIG. 8).

To allow employment of one or more DDR3 DIMMs as one or more parallel protocol memory modules 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8) on a computer system and/or PCB 104 with an existing FB-DIMM connector as the serial protocol interface 124 in an example a user need only plug in riser card 102 into the FB-DIMM connector as the serial protocol interface 124 and install DDR3 SDRAM (Synchronous Dynamic Random Access Memory) DIMMs as the parallel protocol memory modules 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8) at parallel protocol interface 132, 134 on the riser card 102. For example, to allow employment of one or more DDR3 DIMMs as one or more parallel protocol memory modules 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8) in an example a user need only replace an FB-DIMM as the serial protocol memory module 128 with the riser card 102, and have the DDR3 SDRAM DIMMs as the parallel protocol memory modules 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8) coupled with the riser card 102. To allow employment of an FB-DIMM as the serial protocol memory module 128 in an example a user need only replace the riser card 102 with the FB-DIMM as the serial protocol memory module 128.

The FB-DIMM to DDR3 translator IC as the translator 110 in an example receives commands and write data from the host controller 126 and sends read data back to the host controller 126 using the FB-DIMM protocol as a serial memory protocol. The FB-DIMM to DDR3 translator IC as the translator 110 in an example translates the FB-DIMM protocol as the serial memory protocol to DDR protocol as a parallel memory protocol to send transfer commands and read/write data to the DDR3 DIMMs as the parallel protocol memory modules 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8). The translator 110 in an example drives one or more DDR busses as the one or more parallel protocol busses 116, 118.

Turning to FIG. 2, the riser card 102 in an example comprises notches 206, 208 at both ends to allow the riser card 102 to be accommodated by end latches (not shown) of a standard FB-DIMM memory module connector as an exemplary interface 124. The riser card 102 in an example optionally comprises a connector 202 and/or a voltage regulator module 204. The connector 202 in an example receives and/or couples with a flying lead cable (not shown) to deliver additional power to the riser card 102, for example, to the voltage regulator module 204. An exemplary connector 202 is locatable at any desirable, selected, and/or convenient place on the riser card 102. The voltage regulator module 204 in an example is locatable on the card 102 such as to provide additional, extra, and/or sufficient power to the components onboard and/or connected with the riser card 102. An exemplary voltage regulator module 204 serves to generate component and/or bus voltages.

Turning to FIG. 3, the serial protocol interfaces 108 of a plurality of riser cards 102 in an example are inserted directly into a respective plurality of FB-DIMM connectors as the serial protocol interfaces 124 on the PCB 104. Referring to FIGS. 1, 3, and 4, DDR3 SDRAM memory as parallel protocol memory modules 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8) in an example have respective interfaces 136, 138 inserted on respective DDR3 DIMM connectors as the parallel protocol interfaces 132, 134 of the riser card 102. The PCB 102 in an example is embedded with FB-DIMM memory technology as a serial memory protocol implementation such as through employment of the host controller 126 and the serial protocol interface 124.

Referring to FIG. 4, an exemplary interface 132 comprises a latch that pivots into a holding gap as an exemplary interface 136. An exemplary latch as the interface 132 comprises a standard DIMM connector and/or socket latch. Referring to FIGS. 1 through 4, exemplary interfaces 132, 134, 136, 138 are vertical and/or orthogonal. An exemplary DDR-DIMM interface as the interface 132, 134, 136, 138 in an example comprises connection of two hundred forty (240) pins and/or fingers that comply with standards of the JEDEC Solid State Technology Association (previously known as the Joint Electron Device Engineering Council; World Wide Web jedec.org).

Turning to FIGS. 6-8, instead of a previous employment of DIMM select bits (binary digits) DS0 to DS2 and rank select bit RS under the FB-DIMM protocol, an exemplary translator 110 employs the bits to select ranks of parallel memory devices 122 in the parallel protocol memory modules 112, 114, 602 (FIG. 6), 604 (FIG. 6), 802 (FIG. 8), 804 (FIG. 8), 806 (FIG. 8), 808 (FIG. 8), for example, as registered and/or unbuffered DDR-DIMMs that do not employ AMBs. An exemplary rank comprises all the parallel memory devices 122 that can be selected by an individual select signal.

Referring to FIG. 6, an exemplary implementation employs two-rank parallel memory modules as the parallel protocol memory modules 112, 114, 602, 604. The parallel protocol interface 616 of the translator 110 in an example comprises one channel interface 618. The parallel protocol interface 616 in an example comprises only one DDR channel output for a maximum of eight (8) ranks on the DDR side. The parallel protocol interface 616 in an example accepts but does not actively employ the RS bit in selection of the ranks. The parallel protocol interface 616 in an example employs the DS0 bit as the LSB (least significant bit) DIMM select bit to select between the odd and even ranks. The translator 110 in an example interprets, applies, and/or employs the bits RS and DS0 to DS2 native to the FB-DIMM protocol to select corresponding ranks of parallel memory devices 122 in registered and/or unbuffered DIMMs as exemplary parallel protocol memory modules 112, 114, 602, 604 as follows:

RS DS2 DS1 DS0 Chip Select Logic Value 0 0 0 0 CS_L[0] 0 0 0 1 CS_L[1] 0 0 1 0 CS_L[2] 0 0 1 1 CS_L[3] 0 1 0 0 CS_L[4] 0 1 0 1 CS_L[5] 0 1 1 0 CS_L[6] 0 1 1 1 CS_L[7]

The parallel protocol interface 616 of the translator 110 in an example applies particular Chip Select Logic Values zero (0) to seven (7) to the control busses 608, 610, 612, 614 to select the corresponding ranks of parallel memory devices 122 in the parallel protocol memory modules 112, 114, 602, 604. An exemplary implementation employs an exemplary logical association and/or assignment in connection with the parallel protocol memory modules such as parallel protocol memory module 112 corresponds to logic value zero (0), parallel protocol memory module 114 corresponds to logic value one (1), parallel protocol memory module 602 (FIG. 6) corresponds to logic value two (2), and parallel protocol memory module 604 (FIG. 6) corresponds to logic value three (3).

The channel interface 618 in an example applies Chip Select Logic Values zero (0) and four (4) to the control bus 608 to select the respective two ranks of parallel memory devices 122 in an exemplary parallel protocol memory module 112. The channel interface 618 in an example applies Chip Select Logic Values one (1) and five (5) to the control bus 610 to select the respective two ranks of parallel memory devices 122 in an exemplary parallel protocol memory module 114. The channel interface 618 in an example applies Chip Select Logic Values two (2) and six (6) to the control bus 612 to select the respective two ranks of parallel memory devices 122 in an exemplary parallel protocol memory module 602. The channel interface 618 in an example applies Chip Select Logic Values three (3) and seven (7) to the control bus 614 to select the respective two ranks of parallel memory devices 122 in an exemplary parallel protocol memory module 604.

Referring to FIG. 7, an exemplary implementation employs four-rank parallel memory modules as the parallel protocol memory modules 112, 114, 602, 604. The parallel protocol interface 616 of the translator 110 in an example comprises two channel interfaces, for example, channel interface 618 and channel interface 704. The parallel protocol interface 616 in an example comprises two DDR channel outputs with eight (8) ranks on each channel for a maximum number of sixteen (16) ranks. The parallel protocol interface 616 in an example employs the DS0 bit as the LSB DIMM select bit to select between the two exemplary DIMM channels. The parallel protocol interface 616 in an example employs the RS bit to select between ranks of parallel memory devices 122 on the same DIMM as an exemplary parallel protocol memory module 112, 114, 602, 604. The parallel protocol interface 616 in an example employs the DS0 bit to select between two DDR output channels from the two respective exemplary channel interface 618 and channel interface 704.

RS DS2 DS1 DS0 Chip Select Logic Value 0 0 0 0 CS_L[0] 0 0 0 1 CS_L[1] 0 0 1 0 CS_L[2] 0 0 1 1 CS_L[3] 0 1 0 0 CS_L[4] 0 1 0 1 CS_L[5] 0 1 1 0 CS_L[6] 0 1 1 1 CS_L[7] 1 0 0 0 CS_L[8] 1 0 0 1 CS_L[9] 1 0 1 0 CS_L[10] 1 0 1 1 CS_L[11] 1 1 0 0 CS_L[12] 1 1 0 1 CS_L[13] 1 1 1 0 CS_L[14] 1 1 1 1 CS_L[15]

The parallel protocol interface 616 of the translator 110 in an example applies particular Chip Select Logic Values zero (0) to fifteen (15) to the control busses 706, 708, 710, 712 to select the corresponding ranks of parallel memory devices 122 in the parallel protocol memory modules 112, 114, 602, 604. An exemplary implementation employs an exemplary logical association and/or assignment in connection with the parallel protocol memory modules such as parallel protocol memory module 112 corresponds to logic value zero (0), parallel protocol memory module 114 corresponds to logic value one (1), parallel protocol memory module 602 corresponds to logic value two (2), and parallel protocol memory module 604 corresponds to logic value three (3).

The channel interface 618 in an example applies Chip Select Logic Values zero (0), two (2), eight (8), and ten (10) to the control bus 706 to select the respective four ranks of parallel memory devices 122 in an exemplary parallel protocol memory module 112. The channel interface 704 in an example applies Chip Select Logic Values one (1), three (3), nine (9), and eleven (11) to the control bus 708 to select the respective four ranks of parallel memory devices 122 in an exemplary parallel protocol memory module 114. The channel interface 618 in an example applies Chip Select Logic Values four (4), six (6), twelve (12), and fourteen (14) to the control bus 710 to select the respective four ranks of parallel memory devices 122 in an exemplary parallel protocol memory module 602. The channel interface 704 in an example applies Chip Select Logic Values five (5), seven (7), thirteen (13), and fifteen (15) to the control bus 712 to select the respective four ranks of parallel memory devices 122 in an exemplary parallel protocol memory module 604.

Referring to FIG. 8, an exemplary implementation employs two-rank parallel memory modules as the parallel protocol memory modules 112, 114, 602, 604, 802, 804, 806, 808. The parallel protocol interface 616 of the translator 110 in an example comprises two channel interfaces, for example, channel interface 618 and channel interface 704. The parallel protocol interface 616 in an example comprises two DDR channel outputs with eight (8) ranks on each channel for a maximum number of sixteen (16) ranks. The parallel protocol interface 616 in an example employs the RS bit to select between two DDR output channels from the two respective exemplary channel interface 618 and channel interface 704.

DS2 DS1 DS0 RS Chip Select Logic Value 0 0 0 0 CS_L[0] 0 0 0 1 CS_L[1] 0 0 1 0 CS_L[2] 0 0 1 1 CS_L[3] 0 1 0 0 CS_L[4] 0 1 0 1 CS_L[5] 0 1 1 0 CS_L[6] 0 1 1 1 CS_L[7] 1 0 0 0 CS_L[8] 1 0 0 1 CS_L[9] 1 0 1 0 CS_L[10] 1 0 1 1 CS_L[11] 1 1 0 0 CS_L[12] 1 1 0 1 CS_L[13] 1 1 1 0 CS_L[14] 1 1 1 1 CS_L[15]

The parallel protocol interface 616 of the translator 110 in an example applies particular Chip Select Logic Values zero (0) to fifteen (15) to the control busses 810, 812, 814, 816, 818, 820, 822, 824 to select the corresponding ranks of parallel memory devices 122 in the parallel protocol memory modules 112, 114, 602, 604, 802, 804, 806, 808. An exemplary implementation employs an exemplary logical association and/or assignment in connection with the parallel protocol memory modules such as parallel protocol memory module 112 corresponds to logic value zero (0), parallel protocol memory module 114 corresponds to logic value one (1), parallel protocol memory module 602 corresponds to logic value two (2), parallel protocol memory module 604 corresponds to logic value three (3), parallel protocol memory module 802 corresponds to logic value four (4), parallel protocol memory module 804 corresponds to logic value five (5), parallel protocol memory module 806 corresponds to logic value six (6), and parallel protocol memory module 808 corresponds to logic value seven (7).

The channel interface 618 in an example applies Chip Select Logic Values zero (0) and eight (8) to the control bus 810 to select the respective two ranks of parallel memory devices 122 in an exemplary parallel protocol memory module 112. The channel interface 704 in an example applies Chip Select Logic Values one (1) and nine (9) to the control bus 812 to select the respective two ranks of parallel memory devices 122 in an exemplary parallel protocol memory module 114. The channel interface 618 in an example applies Chip Select Logic Values two (2) and ten (10) to the control bus 814 to select the respective two ranks of parallel memory devices 122 in an exemplary parallel protocol memory module 602. The channel interface 704 in an example applies Chip Select Logic Values three (3) and eleven (11) to the control bus 816 to select the respective two ranks of parallel memory devices 122 in an exemplary parallel protocol memory module 604. The channel interface 618 in an example applies Chip Select Logic Values four (4) and twelve (12) to the control bus 818 to select the respective two ranks of parallel memory devices 122 in an exemplary parallel protocol memory module 802. The channel interface 704 in an example applies Chip Select Logic Values five (5) and thirteen (13) to the control bus 820 to select the respective two ranks of parallel memory devices 122 in an exemplary parallel protocol memory module 804. The channel interface 618 in an example applies Chip Select Logic Values six (6) and fourteen (14) to the control bus 822 to select the respective two ranks of parallel memory devices 122 in an exemplary parallel protocol memory module 806. The channel interface 704 in an example applies Chip Select Logic Values seven (7) and fifteen (15) to the control bus 824 to select the respective two ranks of parallel memory devices 122 in an exemplary parallel protocol memory module 808.

An illustrative description of exemplary write operations of the translator 110 is now presented, for explanatory purposes. Referring to FIGS. 6 and 7, an exemplary parallel protocol interface 616 comprises one or more channel interfaces 618, 704. The parallel protocol interface 616 of the translator 110 in an example comprises two channel interfaces, for example, channel interface 618 and channel interface 704.

Referring to FIGS. 1 and 5 through 9, an exemplary southbound path 142 of the bus 106 carries commands and write data from the host controller 126 to the translator 110. The southbound path 142 in an example carries command and write-data frames. The parallel protocol interface 618 of the translator 110 in an example serves to communicate the commands and data from the host controller 126 to memory such as the parallel protocol memory modules 112, 114, 602, 604, 802, 804, 806, 808. The translator 110 in an example comprises write-select logic 902 and write-memory, storage, and/or registers 904, 906 for example write first-in, first-out (FIFO) registers. The write registers 904, 906 in an example may be located in the channel interfaces 618, 704, respectively.

The write register 904 in an example is located in the channel interface 618 and corresponds to a first and/or even-logic channel, for example, write FIFO DDR Ch 0 CS_L[0, 2, 4, 8, 10, 12, 14]. The write register 906 in an example is located in the channel interface 704 and corresponds to a second and/or odd-logic channel, for example, write FIFO DDR Ch 1 CS_L[1, 3, 5, 7, 9, 11, 13, 15].

The translator 110 in an example execute simultaneous, substantially simultaneous, and/or pipelined write commands if data associated with these write commands is stored in the write registers 904, 906 and ready to be sent to the registered and/or unbuffered DIMMs as exemplary parallel protocol memory modules 112, 114, 602, 604, 802, 804, 806, 808 on the DDR channels. The host controller 126 in an example continues to send the write data to the translator 110 before an actual write command under the current FB-DIMM protocol. The translator 110 in an example stores the write data in two or more write FIFOs as exemplary two or more write registers 904, 906. The translator 110 in an example associates each write register 904, 906 with a respective DDR channel.

The write-select logic 902 of the translator 110 in an example interprets, applies, and/or employs the bits RS and DS0 to DS2 native to the FB-DIMM protocol to select corresponding ranks of parallel memory devices 122 in registered and/or unbuffered DIMMs as exemplary parallel protocol memory modules 112, 114, 602, 604, 802, 804, 806, 808, for example, as registered and/or unbuffered DDR-DIMMs that do not employ AMBs. An exemplary rank comprises all the parallel memory devices 122 that can be selected by an individual select signal. The write-select logic 902 of the translator 110 in an example employs the write select binary digits (bits WS) native to the FB-DIMM protocol to determine which write register 904, 906 should hold certain write data and which write register 904, 906 should purge the certain write data. Under the native FB-DIMM protocol, the WS bits are used differently and determine to which AMB the write data belongs. The native FB-DIMM protocol allows for three (3) WS bits (WS2 to WS0). The write-select logic 902 of the translator 110 in an example interprets, applies, and/or employs the bits WS2 to WS0 to allow selection of up to eight (8) FIFOs as exemplary write registers 904, 906.

The write logic 902 in an example employs the bits WS to make a determination that the write register 904 should hold write data 908, 912 and purge data 910, 914. The write logic 902 in an example employs the bits WS to make a determination that the write register 906 should hold write data 910, 914 and purge data 908, 912.

An exemplary interpretation and/or decoding of the WS bits may depend on the number of DDR channels employed by the translator 100, where in an example the number of DDR channels is equal to the number of write FIFOs as exemplary write registers 904, 906. In an exemplary one-channel implementation with a single channel interface 618 and a single FIFO as an exemplary write register 904, the write-select logic 902 of the translator 110 in an example stores all write data in the write register 904 independent and/or irrespective of the WS bit settings. In an exemplary two-channel implementation with two channel interfaces 618, 704 and two write data FIFOs as exemplary write registers 904, 906, the write-select logic 902 in an example proceeds as follows.

Even FIFO Odd FIFO associated with associated with even CSx_L odd CSx_L (where x = 0, 2, (where x = 1, 3, 4, 6, 8, 10, 12, 5, 7, 9, 11, 13, WS2 WS1 WS0 14) 15) 0 0 0 store data purge data 0 0 1 purge data store data 0 1 0 store data purge data 0 1 1 purge data store data 1 0 0 store data purge data 1 0 1 purge data store data 1 1 0 store data purge data 1 1 1 purge data store data

FIG. 10 is a representation of an exemplary write command and data sequence carried over the southbound path 142 of the bus 106 from the host controller 126 to the translator 110. Exemplary command and write data 1002 is carried over the southbound path 142 of the bus 106 as frames such as exemplary frames 1004, 1006, 1008. The frames 1004, 1006, 1008 in an example carry write select (WS) bit information, for example, WS bit 1010 such as WS0, WS bit 1012 such as WS1, WS bit 1014 such as WS2. The WS bits 1010; 1012, 1014 in an example determine and/or identify which write register 904, 906 holds the write data 908 such as WD1, write data 910 such as WD2, write data 912 such as WD3, and/or or write data 914 such as WD4 and which write register 904, 906 purges the write data 908, 910, 912, and/or 914.

Exemplary write commands comprise write command 1016 such as WR1, write command 1018 such as WR2, write command 1020 such as WR3, and/or write command 1022 such as WR4. One clock cycle after a write command such as write command 1016, 1018, 1020, 1022 arrives over the southbound path 142 of the bus 106 from the host controller 126 to the translator 110 in an example the translator 110 sends the write command 1016, 1018, 1020, 1022 from the channel interface 618, 704 on a correct DDR channel in an example selected by the CS_L bits. After the translator 110 sends the write command 1016, 1018, 1020, 1022 in an example the translator 110 sends and/or releases from the corresponding write register 904, 906 the write data 908, 910, 912, 914 associated with the particular write command 1016, 1018, 1020, 1022.

FIG. 10 in an example represents an ability to increase bandwidth through insertion of READ transactions such as at exemplary locations 1024, 1026 between write data bursts such as the write data 908, 910, 912, 914, for example, without contention on a DDR bus of the DDR channel from the channel interface 618, 704. FIG. 11 in an example represents an ability to group and/or arrange the write data 908, 910, 912, 914 back-to-back and/or consecutively, for example, on DDR busses of the DDR channels from the channel interfaces 618, 704. FIG. 11 in an example represents an ability to increase bandwidth through insertion of back-to-back READ transactions such as at exemplary locations 1124, 1126, for example, before the write data 908, 910, 912, 914 is transferred on a DDR bus of the DDR channel from the channel interface 618, 704.

An exemplary FB-DIMM SB frame comprises command, write data, and cyclic redundancy check (CRC). An exemplary write-select logic 902 executes the commands in order. For example, a frame with command and write data arrives at the write-select logic 902 from the host controller 126. In a first example, referring to FIG. 6, all data and commands in an SB frame are directed to only one of the DDR busses. In a second example, data and commands are interleaved between two (2) DDR busses. The write-select logic 902 in an example services two (2) write commands substantially simultaneously on the two (2) DDR busses, referring to FIG. 11. The write-select logic 902 in an example provides twice the write bandwidth of a conventional AMB where only one write command could be serviced at the time.

An illustrative description of an exemplary operation of an implementation of the apparatus 100 is presented, for explanatory purposes. FIG. 12 is a representation of an exemplary logic flow 1202 for writing to parallel protocol memory modules 112, 114, 602, 604, 802, 804, 806, 808. The logic flow 1202 in an example is performed by a user, a consumer, an on-site service technician and/or provider, and/or an in-shop service technician and/or provider. STEP 1204 in an example proceeds to accommodate a native FB-DIMM protocol. STEP 1206 employs a translator 110. STEP 1208 applies a non-native interpretation to the native FB-DIMM protocol. The translator 110 in an example applies a non-native interpretation to a native fully buffered dual in-line memory module protocol (native FB-DIMM protocol) to write to a plurality of parallel protocol memory module channels that comprises a plurality of double data rate registered and/or unbuffered dual in-line memory modules (DDR registered and/or unbuffered DIMMs) 112, 114, 602, 604, 802, 804, 806, 808.

An exemplary implementation comprises a translator that employs a native fully buffered dual in-line memory module protocol (native FB-DIMM protocol) to write to a plurality of parallel protocol memory module channels that comprises a plurality of double data rate registered and/or unbuffered dual in-line memory modules (DDR registered and/or unbuffered DIMMs).

The plurality of parallel protocol memory module channels comprises a plurality of DDR channels. The translator schedules a plurality of substantially simultaneous write transactions on a plurality of DDR busses in the plurality of DDR channels, respectively. The plurality of parallel protocol memory module channels comprises a plurality of DDR channels. The translator receives write data through the native FB-DIMM protocol. The translator stores the write data in write first-in, first-out registers (write FIFO registers). The translator retrieves the write data from the write FIFO registers to perform the plurality of substantially simultaneous write transactions on the plurality of DDR busses in the plurality of DDR channels.

The plurality of parallel protocol memory module channels comprises a plurality of DDR channels. The translator comprises first and second write FIFO registers. The translator receives write data through the native FB-DIMM protocol. The translator stores the write data in the first and second write FIFO registers. The translator retrieves the write data from the first and second write FIFO registers to perform the plurality of substantially simultaneous write transactions on the plurality of DDR busses in the plurality of DDR channels.

The plurality of parallel protocol memory module channels comprises a plurality of DDR channels. The translator comprises first and second write FIFO registers. The translator employs the first write FIFO register for an even-logic channel of the plurality of DDR channels. The translator employs the second write FIFO register for an odd-logic channel of the plurality of DDR channels.

The native FB DIMM protocol comprises three write select binary digits (bits WS2 to WS0). The translator receives the bits WS2 to WS0 and write data through the native FB-DIMM protocol. The translator employs the bits WS2 to WS0 to make a determination that: the first write FIFO register holds a first portion of the write data for the even-logic channel; and the second write FIFO register holds a second portion of the write data for the odd-logic channel.

The translator comprises first and second write registers. The native FB DIMM protocol comprises three write select binary digits (bits WS2 to WS0). The translator receives the bits WS2 to WS0 and write data through the native FB-DIMM protocol. The translator employs the bits WS2 to WS0 to make a determination that the first write register holds a first portion of the write data and the second write register holds a second portion of the write data. The translator employs the bits WS2 to WS0 to make a determination that the first write register purges the second portion of the write data and the second write register purges the first portion of the write data.

The plurality of parallel protocol memory module channels comprises a plurality of DDR channels. The translator pipelines a plurality of substantially simultaneous write transactions on a plurality of DDR busses in the plurality of DDR channels, respectively. The native FB-DIMM protocol natively requires an advanced memory buffer (AMB) with a limitation write-ability to a single DDR bus. The translator is employable with the native FB-DIMM protocol to allow write-ability to two or more DDR busses.

The translator receives commands and write data from a host controller over a native FB-DIMM protocol southbound path. The translator serves to communicate the commands and data from the host controller over the plurality of DDR channels that comprises the plurality of DDR registered and/or unbuffered DIMMs. The plurality of parallel protocol memory module channels comprises a plurality of DDR channels. The native FB DIMM protocol comprises write select binary digits (bits WS). The translator comprises first and second write registers. The translator receives write data through the native FB-DIMM protocol. The translator stores the write data in the first and second write registers. The translator employs the bits WS of the native FB DIMM protocol to determine which of the first and second write registers should hold a portion of the write data and which of the first and second write registers should purge the portion of the write data. The translator retrieves the write data from the first and second write registers to perform a plurality of substantially simultaneous write transactions on the plurality of DDR busses in the plurality of DDR channels.

The native FB DIMM protocol comprises three write select binary digits (bits WS2 to WS0). The translator comprises eight write registers. The translator interprets the bits WS2 to WS0 of the native FB DIMM protocol to select up to the eight write registers. The translator receives write data through the native FB-DIMM protocol, wherein the translator stores the write data in the up to the eight write registers.

An exemplary implementation comprises a translator that employs a native fully buffered dual in-line memory module protocol (native FB-DIMM protocol) to execute simultaneous, substantially simultaneous, and/or pipelined write commands upon write data being stored in write registers and ready to be sent to write to a plurality of parallel protocol memory module channels that comprises a plurality of double data rate registered and/or unbuffered dual in-line memory modules (DDR registered and/or unbuffered DIMMs).

The plurality of parallel protocol memory module channels comprises a plurality of DDR channels. The translator receives commands and write data from a host controller over a native FB-DIMM protocol southbound path. The translator stores the write data in two or more write registers. The translator associates the two or more write registers with respective DDR channels. The translator serves to communicate the commands and the write data from the host controller as the simultaneous, substantially simultaneous, and/or pipelined write commands with the write data over the plurality of DDR channels that comprises the plurality of DDR registered and/or unbuffered DIMMs.

One clock cycle after a particular write command arrives over a southbound path under the native FB-DIMM protocol the translator sends the particular write command as one of the simultaneous, substantially simultaneous, and/or pipelined write commands from a channel interface to a DDR channel of the plurality of parallel protocol memory module channels selected by binary digits received over the southbound path under the native FB-DIMM protocol.

After the translator sends the particular write command as the one of the simultaneous, substantially simultaneous, and/or pipelined write commands from the channel interface to the DDR channel of the plurality of parallel protocol memory module channels selected by the binary digits received over the southbound path under the native FB-DIMM protocol the translator sends from a corresponding one of the write registers an associated portion of the write data.

The plurality of parallel protocol memory module channels conforms to a double data rate synchronous dynamic random access memory (DDR SDRAM) protocol. The translator communicates between the native FB-DIMM protocol and the DDR SDRAM protocol to execute the simultaneous, substantially simultaneous, and/or pipelined write commands upon the write data being stored in the write registers and ready to be sent to write to the plurality of parallel protocol memory module channels that comprises the plurality of DDR registered and/or unbuffered DIMMs.

An exemplary approach applies a non-native interpretation to a native fully buffered dual in-line memory module protocol (native FB-DIMM protocol) to write to a plurality of parallel protocol memory module channels that comprises a plurality of double data rate registered and/or unbuffered dual in-line memory modules (DDR registered and/or unbuffered DIMMs).

The plurality of parallel protocol memory module channels conforms to a double data rate synchronous dynamic random access memory (DDR SDRAM) protocol. There is communication between the native FB-DIMM protocol and the DDR SDRAM protocol to execute simultaneous, substantially simultaneous, and/or pipelined write commands upon write data being stored in write registers and ready to be sent to write to the plurality of parallel protocol memory module channels that comprises the plurality of DDR registered and/or unbuffered DIMMs.

An implementation of the apparatus 100 in an example comprises a plurality of components such as one or more of electronic components, chemical components, organic components, mechanical components, hardware components, optical components, and/or computer software components. A number of such components can be combined or divided in an implementation of the apparatus 100. In one or more exemplary implementations, one or more features described herein in connection with one or more components and/or one or more parts thereof are applicable and/or extendible analogously to one or more other instances of the particular component and/or other components in the apparatus 100. In one or more exemplary implementations, one or more features described herein in connection with one or more components and/or one or more parts thereof may be omitted from or modified in one or more other instances of the particular component and/or other components in the apparatus 100. An exemplary technical effect is one or more exemplary and/or desirable functions, approaches, and/or procedures. An exemplary component of an implementation of the apparatus 100 employs and/or comprises a set and/or series of computer instructions written in or implemented with any of a number of programming languages, as will be appreciated by those skilled in the art. An implementation of the apparatus 100 in an example comprises any (e.g., horizontal, oblique, or vertical) orientation, with the description and figures herein illustrating an exemplary orientation of an exemplary implementation of the apparatus 100, for explanatory purposes.

An implementation of the apparatus 100 in an example encompasses an article. The article comprises one or more computer-readable signal-bearing media. The article comprises means in the one or more media for one or more exemplary and/or desirable functions, approaches, and/or procedures.

An implementation of the apparatus 100 in an example employs one or more computer readable signal bearing media. A computer-readable signal-bearing medium in an example stores software, firmware and/or assembly language for performing one or more portions of one or more implementations. An example of a computer-readable signal bearing medium for an implementation of the apparatus 100 comprises a memory and/or recordable data storage medium of the riser card 102 and/or PCB 104. A computer-readable signal-bearing medium for an implementation of the apparatus 100 in an example comprises one or more of a magnetic, electrical, optical, biological, chemical, and/or atomic data storage medium. For example, an implementation of the computer-readable signal-bearing medium comprises one or more floppy disks, magnetic tapes, CDs, DVDs, hard disk drives, and/or electronic memory. In another example, an implementation of the computer-readable signal-bearing medium comprises a modulated carrier signal transmitted over a network comprising or coupled with an implementation of the apparatus 100, for instance, one or more of a telephone network, a local area network (“LAN”), a wide area network (“WAN”), the Internet, and/or a wireless network.

The steps or operations described herein are examples. There may be variations to these steps or operations without departing from the spirit of the invention. For example, the steps may be performed in a differing order, or steps may be added, deleted, or modified.

Although exemplary implementation of the invention has been depicted and described in detail herein, it will be apparent to those skilled in the relevant art that (various modifications, additions, substitutions, and the like can be made without departing from the spirit of the invention and these are therefore considered to be within the scope of the invention as defined in the following claims. 

1. An apparatus, comprising: a translator that employs a native fully buffered dual in-line memory module protocol (native FB-DIMM protocol) to write to a plurality of parallel protocol memory module channels that comprises a plurality of double data rate registered and/or unbuffered dual in-line memory modules (DDR registered and/or unbuffered DIMMs), wherein the translator receives commands and write data from a host controller over a native FB-DIMM protocol southbound path, wherein the translator serves to communicate the commands and data from the host controller over the plurality of DDR channels that comprises the plurality of DDR registered and/or unbuffered DIMMs.
 2. The apparatus of claim 1, wherein the plurality of parallel protocol memory module channels comprises a plurality of DDR channels, wherein the translator schedules a plurality of substantially simultaneous write transactions on a plurality of DDR busses in the plurality of DDR channels, respectively.
 3. The apparatus of claim 1, wherein the plurality of parallel protocol memory module channels comprises a plurality of DDR channels, wherein the translator comprises first and second write FIFO registers, wherein the translator employs the first write FIFO register for an even-logic channel of the plurality of DDR channels, wherein the translator employs the second write FIFO register for an odd-logic channel of the plurality of DDR channels.
 4. The apparatus of claim 1, wherein the translator comprises first and second write registers, wherein the native FB-DIMM protocol comprises three write select binary digits (bits WS2 to WS0); wherein the translator receives the bits WS2 to WS0 and write data through the native FB-DIMM protocol, wherein the translator employs the bits WS2 to WS0 to make a determination that the first write register holds a first portion of the write data and the second write register holds a second portion of the write data.
 5. The apparatus of claim 1, wherein the plurality of parallel protocol memory module channels comprises a plurality of DDR channels, wherein the translator pipelines a plurality of substantially simultaneous write transactions on a plurality of DDR busses in the plurality of DDR channels, respectively.
 6. The apparatus of claim 1, wherein the native FB-DIMM protocol natively requires an advanced memory buffer (AMB) with a limitation write-ability to a single DDR bus; wherein the translator is employable with the native FB-DIMM protocol to allow write-ability to two or more DDR busses.
 7. The apparatus of claim 1, wherein the plurality of parallel protocol memory module channels comprises a plurality of DDR channels, wherein the native FB-DIMM protocol comprises write select binary digits (bits WS), wherein the translator comprises first and second write registers, wherein the translator receives write data through the native FB-DIMM protocol, wherein the translator stores the write data in the first and second write registers; wherein the translator employs the bits WS of the native FB-DIMM protocol to determine which of the first and second write registers should hold a portion of the write data and which of the first and second write registers should purge the portion of the write data; wherein the translator retrieves the write data from the first and second write registers to perform a plurality of substantially simultaneous write transactions on the plurality of DDR busses in the plurality of DDR channels.
 8. The apparatus of claim 1, wherein the native FB-DIMM protocol comprises three write select binary digits (bits WS2 to WS0), wherein the translator comprises eight write registers; wherein the translator interprets the bits WS2 to WS0 of the native FB-DIMM protocol to select up to the eight write registers; wherein the translator receives write data through the native FB-DIMM protocol, wherein the translator stores the write data in the up to the eight write registers.
 9. The apparatus of claim 2, wherein the plurality of parallel protocol memory module channels comprises a plurality of DDR channels, wherein the translator receives write data through the native FB-DIMM protocol, wherein the translator stores the write data in write first-in, first-out registers (write FIFO registers), wherein the translator retrieves the write data from the write FIFO registers to perform the plurality of substantially simultaneous write transactions on the plurality of DDR busses in the plurality of DDR channels.
 10. The apparatus of claim 2, wherein the plurality of parallel protocol memory module channels comprises a plurality of DDR channels, wherein the translator comprises first and second write FIFO registers, wherein the translator receives write data through the native FB-DIMM protocol, wherein the translator stores the write data in the first and second write FIFO registers, wherein the translator retrieves the write data from the first and second write FIFO registers to perform the plurality of substantially simultaneous write transactions on the plurality of DDR busses in the plurality of DDR channels.
 11. The apparatus of claim 3, wherein the native FB-DIMM protocol comprises three write select binary digits (bits WS2 to WS0); wherein the translator receives the bits WS2 to WS0 and write data through the native FB-DIMM protocol, wherein the translator employs the bits WS2 to WS0 to make a determination that: the first write FIFO register holds a first portion of the write data for the even-logic channel; and the second write FIFO register holds a second portion of the write data for the odd-logic channel.
 12. The apparatus of claim 4, wherein the translator employs the bits WS2 to WS0 to make a determination that the first write register purges the second portion of the write data and the second write register purges the first portion of the write data.
 13. An apparatus, comprising: a translator that employs a native fully buffered dual in-line memory module protocol (native FB-DIMM protocol) to execute simultaneous, substantially simultaneous, and/or pipelined write commands upon write data being stored in write registers and ready to be sent to write to a plurality of parallel protocol memory module channels that comprises a plurality of double data rate registered and/or unbuffered dual in-line memory modules (DDR registered and/or unbuffered DIMMs), wherein the plurality of parallel protocol memory module channels conforms to a double data rate synchronous dynamic random access memory (DDR SDRAM) protocol, wherein the translator communicates between the native FB-DIMM protocol and the DDR SDRAM protocol to execute the simultaneous, substantially simultaneous, and/or pipelined write commands upon the write data being stored in the write registers and ready to be sent to write to the plurality of parallel protocol memory module channels that comprises the plurality of DDR registered and/or unbuffered DIMMs.
 14. The apparatus of claim 13, wherein the plurality of parallel protocol memory module channels comprises a plurality of DDR channels, wherein the translator receives commands and write data from a host controller over a native FB-DIMM protocol southbound path, wherein the translator stores the write data in two or more write registers, wherein the translator associates the two or more write registers with respective DDR channels, wherein the translator serves to communicate the commands and the write data from the host controller as the simultaneous, substantially simultaneous, and/or pipelined write commands with the write data over the plurality of DDR channels that comprises the plurality of DDR registered and/or unbuffered DIMMs.
 15. The apparatus of claim 13, wherein one clock cycle after a particular write command arrives over a southbound path under the native FB-DIMM protocol the translator sends the particular write command as one of the simultaneous, substantially simultaneous, and/or pipelined write commands from a channel interface to a DDR channel of the plurality of parallel protocol memory module channels selected by binary digits received over the southbound path under the native FB-DIMM protocol.
 16. The apparatus of claim 15, wherein after the translator sends the particular write command as the one of the simultaneous, substantially simultaneous, and/or pipelined write commands from the channel interface to the DDR channel of the plurality of parallel protocol memory module channels selected by the binary digits received over the southbound path under the native FB-DIMM protocol the translator sends from a corresponding one of the write registers an associated portion of the write data.
 17. A method, comprising the step of: applying, performed by a translator, a non-native interpretation to a native fully buffered dual in-line memory module protocol (native FB-DIMM protocol) to write to a plurality of parallel protocol memory module channels that comprises a plurality of double data rate registered and/or unbuffered dual in-line memory modules (DDR registered and/or unbuffered DIMMs); and receiving, at the translator, write commands and write data from a host controller over a native FB-DIMM protocol southbound path, wherein the translator serves to communicate the commands and data from the host controller over the plurality of DDR channels that comprises the plurality of DDR registered and/or unbuffered DIMMs.
 18. The method of claim 17, wherein the plurality of parallel protocol memory module channels conforms to a double data rate synchronous dynamic random access memory (DDR SDRAM) protocol, wherein the step of applying the applying the non-native interpretation to the native FB-DIMM protocol comprises the step of: communicating between the native FB-DIMM protocol and the DDR SDRAM protocol to execute simultaneous, substantially simultaneous, and/or pipelined the write commands upon the write data being stored in write registers and ready to be sent to write to the plurality of parallel protocol memory module channels that comprises the plurality of DDR registered and/or unbuffered DIMMs. 